Unit 4: Introduction to Combinational Logic Circuits - Practice Quiz

PHY175 — Modern Physics And Electronics 60 Questions
0 Correct 0 Wrong 60 Left
0/60

1 What are the two outputs of a half adder?

Adders Easy
A. Sum and carry
B. Input and output
C. Difference and borrow
D. Select and enable

2 Which logic operation produces the sum output of a half adder?

Adders Easy
A. XOR operation
B. OR operation
C. NOT operation
D. AND operation

3 How many input bits does a full adder accept?

Adders Easy
A. Two input bits
B. One input bit
C. Four input bits
D. Three input bits

4 What are the two outputs of a half subtractor?

Subtractors Easy
A. Sum and carry
B. Quotient and remainder
C. Difference and borrow
D. Product and carry

5 Which logic operation produces the difference output of a half subtractor?

Subtractors Easy
A. AND operation
B. XOR operation
C. NOR operation
D. NOT operation

6 What additional input distinguishes a full subtractor from a half subtractor?

Subtractors Easy
A. Select input
B. Borrow-in input
C. Carry-in input
D. Enable input

7 What is the main function of a multiplexer?

Multiplexers Easy
A. Store one input
B. Activate every input
C. Invert every input
D. Select one input

8 How many select lines are required by a -to- multiplexer?

Multiplexers Easy
A. Two select lines
B. Four select lines
C. Three select lines
D. One select line

9 How many outputs does a basic multiplexer have?

Multiplexers Easy
A. One output
B. Four outputs
C. Two outputs
D. Eight outputs

10 What is the main function of a de-multiplexer?

De-multiplexers Easy
A. Combine many inputs
B. Compare two inputs
C. Route one input
D. Store many inputs

11 How many data inputs does a basic de-multiplexer have?

De-multiplexers Easy
A. One data input
B. Four data inputs
C. Eight data inputs
D. Two data inputs

12 How many output lines are present in a -to- de-multiplexer?

De-multiplexers Easy
A. Two output lines
B. Four output lines
C. Three output lines
D. Eight output lines

13 How many outputs does a -to- decoder have?

Decoders Easy
A. Two outputs
B. Four outputs
C. Eight outputs
D. Three outputs

14 For each valid input combination, how many outputs of a standard binary decoder are normally active?

Decoders Easy
A. No outputs
B. One output
C. All outputs
D. Two outputs

15 What is the purpose of an enable input on a decoder?

Decoders Easy
A. Invert output values
B. Increase input count
C. Store decoded data
D. Control decoder operation

16 What does a binary encoder produce from an active input line?

Encoders Easy
A. A stored bit
B. A binary code
C. An analog signal
D. A clock pulse

17 How many output bits does an -to- encoder produce?

Encoders Easy
A. Eight output bits
B. Four output bits
C. Two output bits
D. Three output bits

18 What is the purpose of a digital comparator?

Comparator up to 2-bit Easy
A. Add binary numbers
B. Compare binary numbers
C. Encode binary numbers
D. Store binary numbers

19 Which output condition is active when two comparator inputs have the same value?

Comparator up to 2-bit Easy
A.
B.
C.
D.

20 For the -bit numbers and , which comparison is correct?

Comparator up to 2-bit Easy
A.
B.
C.
D.

21 A half adder receives inputs and . What are the sum and carry outputs?

Adders Medium
A.
B.
C.
D.

22 A full adder has inputs , , and . What are its outputs?

Adders Medium
A.
B.
C.
D.

23 A 4-bit ripple-carry adder adds and with an initial carry input of . What is the result?

Adders Medium
A.
B.
C.
D.

24 A full subtractor receives , , and borrow-in . What are the difference and borrow-out?

Subtractors Medium
A.
B.
C.
D.

25 A 2-bit subtractor calculates . What are the difference and final borrow-out?

Subtractors Medium
A.
B.
C.
D.

26 Which pair of Boolean expressions correctly represents the difference and borrow of a half subtractor?

Subtractors Medium
A.
B.
C.
D.

27 A 4-to-1 multiplexer has , , , and . What is the output when ?

Multiplexers Medium
A. , determined by
B. , determined by
C. , determined by
D. , determined by

28 A 2-to-1 multiplexer uses as its select input. Which input assignments make its output equal to ?

Multiplexers Medium
A.
B.
C.
D.

29 The function is implemented using a 4-to-1 multiplexer with and as select inputs. What should be connected to ?

Multiplexers Medium
A.
B.
C.
D.

30 A 1-to-4 de-multiplexer has data input and select inputs . Which output is active?

De-multiplexers Medium
A.
B.
C.
D.

31 How can a 1-to-8 de-multiplexer be used as a 3-to-8 decoder with active-high outputs?

De-multiplexers Medium
A. Fix the data input at
B. Use one select input as data
C. Connect all outputs together
D. Fix the data input at

32 A 3-to-8 active-high decoder receives the input . Which output becomes active?

Decoders Medium
A.
B.
C.
D.

33 A 2-to-4 active-high decoder is used to implement . Which decoder outputs must be ORed?

Decoders Medium
A. and
B. and
C. and
D. and

34 Ignoring the inverter needed for complementary enables, how many 2-to-4 decoders with enable inputs are required to construct one 3-to-8 decoder?

Decoders Medium
A. Four decoders
B. Two decoders
C. Three decoders
D. One decoder

35 In an 8-to-3 binary encoder, only input is active. What is the encoded output ?

Encoders Medium
A.
B.
C.
D.

36 An 8-to-3 priority encoder gives priority to the highest-numbered input. If and , with all other inputs low, what output is produced?

Encoders Medium
A. , encoding
B. , indicating conflict
C. , encoding both
D. , encoding

37 A 2-bit comparator receives and . Which comparison output is active?

Comparator up to 2-bit Medium
A.
B. No output is active
C.
D.

38 A 2-bit comparator reports , , and . If , which value could have?

Comparator up to 2-bit Medium
A.
B.
C.
D.

39 For and , which expression correctly represents the condition ?

Comparator up to 2-bit Medium
A.
B.
C.
D.

40 Two 2-bit numbers have equal most significant bits. If and , what will the comparator indicate?

Comparator up to 2-bit Medium
A.
B.
C. The result is undefined
D.

41 A 4-bit ripple-carry adder adds and with . Each full-adder carry output becomes valid after its carry input becomes valid, and each sum output becomes valid after its carry input becomes valid. Ignoring all other delays, when are all five outputs and guaranteed valid?

Adders Hard
A.
B.
C.
D.

42 For a 2-bit carry-lookahead adder, let and . Which expression correctly gives the carry without using the intermediate carry ?

Adders Hard
A.
B.
C.
D.

43 A 4-bit two's-complement adder computes . What are the sum, unsigned carry-out, and signed overflow flag?

Adders Hard
A.
B.
C.
D.

44 A full subtractor has inputs , , and borrow-in . Which expression for borrow-out is correct when the propagation term is written using ?

Subtractors Hard
A.
B.
C.
D.

45 A 4-bit adder performs as , with and . What are the result , adder carry-out , unsigned borrow , and signed overflow ?

Subtractors Hard
A.
B.
C.
D.

46 A 4-bit two's-complement subtractor computes for and . Which result and flags are correct?

Subtractors Hard
A.
B.
C.
D.

47 The function is implemented using a 4-to-1 multiplexer with and as the select inputs, ordered as . What must be connected to ?

Multiplexers Hard
A.
B.
C.
D.

48 A 4-to-1 multiplexer uses and as select inputs to implement the three-input majority function . For select order , which data-input assignment is correct?

Multiplexers Hard
A.
B.
C.
D.

49 A 16-to-1 multiplexer is constructed using only 4-to-1 multiplexers, with no external logic gates. What is the minimum number of multiplexers and the required number of multiplexer levels?

Multiplexers Hard
A. Five multiplexers arranged in two levels
B. Six multiplexers arranged in two levels
C. Four multiplexers arranged in two levels
D. Five multiplexers arranged in three levels

50 An active-high 1-to-8 de-multiplexer must be built from one active-high 1-to-2 de-multiplexer and two active-high 1-to-4 de-multiplexers. Which connection correctly preserves the input data and select ordering ?

De-multiplexers Hard
A. Use on the 1-to-2 stage and on separate 1-to-4 stages
B. Use on the 1-to-4 stages and connect to their data inputs
C. Use on the 1-to-2 stage and on both 1-to-4 stages
D. Use on the 1-to-2 stage and on both 1-to-4 stages

51 For a 1-to-8 active-high de-multiplexer with data input and select inputs where is the MSB, outputs , , and are ORed. Which simplified function is obtained?

De-multiplexers Hard
A.
B.
C.
D.

52 A 3-to-8 decoder has active-high outputs through . The function is . Which external gate connection implements ?

Decoders Hard
A.
B.
C.
D.

53 Two 2-to-4 decoders, each having an active-low enable and active-high outputs, are used to construct a 3-to-8 decoder. If is the MSB and drive both decoder input pairs, how should the enables be connected?

Decoders Hard
A. Both decoder enables are connected directly to
B. Lower decoder ; upper decoder
C. Both decoder enables are connected directly to
D. Lower decoder ; upper decoder

54 A combinational 3-to-8 decoder changes input directly from to . All outputs are intended to be active high and one-hot. What can occur if internal propagation delays are unequal?

Decoders Hard
A. The output must move directly from to without a transient
B. A transient interval may have no active output or multiple active outputs
C. Only can glitch because it becomes active after the transition
D. Only can glitch because it was active before the transition

55 A non-priority 4-to-2 encoder uses and . If while , what output is produced and why is it problematic?

Encoders Hard
A. , falsely resembling an active
B. , indicating that the input combination is invalid
C. , correctly identifying the lower input
D. , correctly identifying the higher input

56 For an active-high 4-to-2 priority encoder with priority , which equations correctly generate binary outputs and valid output ?

Encoders Hard
A.
B.
C.
D.

57 Two active-high 8-to-3 priority encoders are cascaded to form a 16-to-4 priority encoder, with having the highest priority. Let and be the valid outputs of the high and low groups. Which high-level combination is correct?

Encoders Hard
A. , select the low code when , and set
B. , always select the high code, and set
C. , select the high code when , and set
D. , select the low code when , and set

58 For two unsigned 2-bit numbers and , which Boolean expression is exactly when ?

Comparator up to 2-bit Hard
A.
B.
C.
D.

59 Which expression correctly implements the unsigned condition for and ?

Comparator up to 2-bit Hard
A.
B.
C.
D.

60 The bit patterns and are applied to a 2-bit comparator. How do the results differ when the inputs are interpreted as unsigned numbers versus two's-complement numbers?

Comparator up to 2-bit Hard
A. Unsigned gives ; signed gives
B. Unsigned gives ; signed gives
C. Unsigned gives ; signed gives
D. Unsigned gives ; signed gives